

**CLAIMS**

1. A processing system for processing information efficiently and cost-effectively by switching between execution of time-critical and non-time-critical tasks comprising:
- a. a processing unit;
  - b. a first register group coupled to said processing unit and including a first set of registers, said first register group for updating the status of said first set of registers, said processing unit reading the status of said first set of registers to execute time-critical tasks; and
  - c. a second register group coupled to said processing unit and including a second set of registers, said second register group for updating the status of said second set of registers, said processing unit reading the status of said second set of registers to execute non-time-critical tasks, said processing unit switching to execute non-time-critical tasks by avoiding saving the status of said first set of registers, wherein said processing unit switches between executing time-critical tasks and non-time-critical tasks efficiently and cost-effectively by avoiding saving status of the first or second set of registers.

2. A processing system as recited in claim 1 wherein said processing unit switches to executing said time-critical tasks by avoiding saving the status of said second set of registers.

3. A processing system as recited in claim 1 further including a code random access memory (RAM) for storing instructions for execution of said time-critical tasks, said processing unit fetching instructions from said code RAM to execute said time-critical tasks.

4. A processing system as recited in claim 1 further including an instruction cache (I-cache) for storing instructions for execution of said non-time-critical tasks, said processing unit fetching instructions from said instruction cache to execute said non-time-critical tasks.

5. A processing system as recited in claim 1 further including a first data memory for storing data for executing said time-critical tasks, said processing system further including a second data memory for storing data for executing said non-time-critical tasks.

6. A processing system as recited in claim 1 further including a high priority interrupt controller responsive to interrupt commands requesting service, said high priority interrupt controller signaling said processing unit to provide service by executing said time-critical tasks.

1 7. A processing system as recited in claim 1 further including a low priority interrupt  
2 controller responsive to interrupt commands requesting service, said low priority  
3 interrupt controller signaling said processing unit to provide service by executing said  
4 non-time-critical tasks.

1 8. A processing system as recited in claim 5 further including a data bus bridge for  
2 transferring data from an external memory to said second data memory.

1 9. A processing system as recited in claim 1 wherein said processing system is in  
2 communication with a communication system, said processing system further including a  
3 register bus (R-bus) bridge for providing an interface between said processing system and  
4 said communication system.

1 10. A processing system as recited in claim 1 further including a real-time operating  
2 system (RTOS) for providing services for execution of said non-time-critical tasks.

1 11. A processing system as recited in claim 1 wherein said processing system is  
2 employed in an audio and video encoder/decoder (codec), said audio and video codec  
3 performing compression of audio data and video data to generate a compressed audio  
4 stream and a compressed video stream.

1 12. A processing system as recited in claim 11 wherein said non-time-critical tasks  
2 include multiplexing of said compressed audio stream with said compressed video  
3 stream, said time-critical tasks including providing video data for compression thereof.

1 13. A method for processing information efficiently and cost-effectively by switching  
2 between execution of time-critical tasks and non-time-critical tasks comprising:

3 updating the status of a first set of registers within a first register group;

4 reading the status of the first set of registers;

5 executing time-critical tasks;

6 updating the status of a second set of registers within a second register group;

7 reading the status of the second set of registers;

8 executing non-time-critical tasks; and

9 switching to execute non-time-critical tasks by avoiding saving the status of the  
10 first set of registers.

1 14. A processing system for processing information efficiently and cost-effectively by  
2 switching between execution of time-critical and non-time-critical tasks  
3 comprising:

4 a. a processing unit;

5 b. a first register group coupled to said processing unit and including a first  
6 set of registers, said first register group for updating the status of said first  
7 set of registers, said processing unit reading the status of said first set of  
8 registers to execute none-time-critical tasks; and

9 c. a second register group coupled to said processing unit and including a  
10 second set of registers, said second register group for updating the  
11 status of said second set of registers, said processing unit reading the  
12 status of said second set of registers to execute time-critical tasks, said  
13 processing unit switching to execute time-critical tasks by avoiding saving  
14 the status of said first set of registers,  
15 wherein said processing unit switches between executing time-critical  
16 tasks and non-time-critical tasks efficiently and cost-effectively by  
17 avoiding saving status of the first or second set of registers.

1 15. A processing system as recited in claim 14 wherein said processing unit switches to  
2 executing said non-time-critical tasks by avoiding saving the status of said second set of  
3 registers.

1 16. A processing system as recited in claim 14 further including a code random access  
2 memory (RAM) for storing instructions for execution of said time-critical tasks, said  
3 processing unit fetching instructions from said code RAM to execute said time-critical  
4 tasks.

1 17. A processing system as recited in claim 14 further including an instruction cache (I-  
2 cache) for storing instructions for execution of said non-time-critical tasks, said  
3 processing unit fetching instructions from said instruction cache to execute said non-  
4 time-critical tasks.

1 18. A processing system as recited in claim 14 further including a first data memory for  
2 storing data for executing said time-critical tasks, said processing system further  
3 including a second data memory for storing data for executing said non-time-critical  
4 tasks.

1 19. A processing system as recited in claim 14 further including a high priority interrupt  
2 controller responsive to interrupt commands requesting service, said high priority  
3 interrupt controller signaling said processing unit to provide service by executing said  
4 time-critical tasks.

1 20. A processing system as recited in claim 14 further including a low priority interrupt  
2 controller responsive to interrupt commands requesting service, said low priority  
3 interrupt controller signaling said processing unit to provide service by executing said  
4 non-time-critical tasks.

1 21. A processing system as recited in claim 18 further including a data bus bridge for  
2 transferring data from an external memory to said second data memory.

1 22. A processing system as recited in claim 14 wherein said processing system is in  
2 communication with a communication system, said processing system further including a  
3 register bus (R-bus) bridge for providing an interface between said processing system and  
4 said communication system.

1 23. A processing system as recited in claim 14 further including a real-time operating  
2 system (RTOS) for providing services for execution of said non-time-critical tasks.

1 24. A processing system as recited in claim 14 wherein said processing system is  
2 employed in an audio and video encoder/decoder (codec), said audio and video codec  
3 performing compression of audio data and video data to generate a compressed audio  
4 stream and a compressed video stream.

1 25. A processing system as recited in claim 24 wherein said non-time-critical tasks  
2 include multiplexing of said compressed audio stream with said compressed video  
3 stream, said time-critical tasks including providing video data for compression thereof.

1 26. A method for processing information efficiently and cost-effectively by switching  
2 between execution of time-critical tasks and non-time-critical tasks comprising:  
3       updating the status of a first set of registers within a first register group;  
4       reading the status of the first set of registers;  
5       executing non-time-critical tasks;  
6       updating the status of a second set of registers within a second register group;  
7       reading the status of the second set of registers;  
8       executing time-critical tasks; and  
9       switching to execute time-critical tasks by avoiding saving the status of the first  
10      set of registers.